Multi-gates devices [1] represent the most promising architectures to fulfill the roadmap targets for sub-32nm nodes [2] . Among them, planar Double Gate MOS transistors (DG MOS) offer an ability to naturally integrate strained Si required to enhance the transport properties of ultra-scaled devices [3] . Moreover, with independent biasable gates, their properties are usefully tuned. They are thus versatile and evolutionary devices. For the first time, we report a simple process for 40nm planar DG MOS with direct TiN metal gate with tunable threshold voltage. DG MOS are naturally co-integrated with Single Gate Fully Depleted MOS transistors (FD MOS). Channels as thin as 8nm are obtained without any out-of-gate silicon consumption. Excellent performance is reached in double gate operation for 40nm drawn gate length: I on =765µA/µm -I off =0.42µA/µm for PMOS and I on =935µA/µm -I off =97nA/µm for NMOS transistors. Both N and PMOS exhibit an excellent control of the subthreshold slope (<67mV/dec) and DIBL (<40mV/V). In addition, as the two gates were designed to allow independent biasing, their threshold voltage can be tuned so that each device can operate between Low-power and High-performance modes.
direct gate is submitted to during the process ( fig. 7 ). Capacitive behavior is kept up to 1050°C and Φ m stabilizes around 4.4eV. V th comparison of N and P DG MOS with FD MOS enables us to extract Φ m (FG) = 4.5eV and Φ m (BG) = 4.8eV. FG was only subjected to dopant anneal at 1050°C and its Φ m is in good agreement with the one extracted for MOS capacitors at this temperature whereas BG was also submitted to bonding anneal and FG stack deposition thermal budget, these additional anneals increased its Φ m . Mobility extraction was performed on 100nm DG PMOS with oversized BG to get rid of possible misalignment. Mobility was extracted drawing the linear curve [d 2 (1/I d )/dV g 2 ] -1/3 versus V g [7] . Results show that the BG mobility is systematically higher than the TG one ( fig.8 ). Chlorine concentration keeps on increasing at the TiN/SiO 2 interface during the process ( fig.9 ) and, for the final device, its concentration is even twice at the BG interface compared to the one at the FG interface ( fig.10) , it indicates that the use of TiCl 4 as precursor is not a major drawback for future TiN metal gate integration in PMOS transistors.
Static performance
As shown in figures 11 and 12, very good performance is obtained on 40nm drawn gate length DG MOS (80nm physical gate length): I on =935µA/µm @ V g -V th =1V and I off =97nA/µm @ V g -V th =-0.2V for NMOS transistors. On the Low Power PMOS characteristics with front and back gates of the same length, I on =605µA/µm @ V g =1.2V and I off =7nA/µm @ V g =0V. When the BG is oversized compared to the FG, the access resistance to the back channel is decreased and I on increases to 765µA/µm for I off =0.42µA/µm for PMOS. As expected, DG MOS exhibit an excellent control of the subthreshold slope (<67mV/dec) and DIBL (<40mV/V) which is quite better than the single gate devices with respectively a subthreshold slope of 80mV/dec and 120mV/dec and a DIBL of 160mV/V and 220mV for NMOS and PMOS. Double gate versatility On our double gate devices, front and back gates can be biased separately. Thus, they can be used as FD MOS with a tunable V th ranging from Low-stand-by-power (LSTP) or Low-operating-power (LOP) to High-performance (HP) values by modifying the back gate voltage (V bg ) ( fig. 13 ). They can also be used as tunable threshold voltage DG MOS by applying a bias offset between the two gates (V bg -V fg ). This offers a unique opportunity to integrate multiple V th in future System-On-Chip by using only one device architecture, as evidenced from the I off vs I on curves ( fig.14) . Conclusion Thanks to bonding and direct metal gates without any out-of-gate Si consumption, High-performance DG MOS with TiN metal gate have been processed. They exhibit excellent control of short channel effects down to 40nm gate length. Moreover, their electrical properties can be tuned between LSTP and HP by independent biasing of the two gates. 1.E-03
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